

2025-04-25 10:04:50

ABSTRACT OF THE DISCLOSURE

In but one aspect of the invention, a method of depositing polysilicon comprises providing a substrate within a chemical vapor deposition reactor, with the substrate having an exposed substantially crystalline region and an exposed substantially amorphous region. A gaseous precursor comprising silicon is fed to the chemical vapor deposition reactor under conditions effective to substantially selectively deposit polysilicon on the crystalline region and not the amorphous region. In another aspect a method of fabricating a field effect transistor on a substrate comprises forming a gate dielectric layer and a gate over semiconductive material. Doped source/drain regions are formed within semiconductive material laterally proximate the gate. Substantially amorphous insulating material is formed over and laterally proximate the gate. The substrate is provided within a chemical vapor deposition reactor. A gaseous precursor comprising silicon is fed to the chemical vapor deposition reactor under conditions effective to substantially selectively deposit polysilicon on the source/drain regions and not on substantially amorphous material, and forming elevated source/drains on the doped source/drain regions. In but another aspect, a method of forming a contact to a substrate is disclosed. A contact opening is etched through amorphous insulating material over a node location ultimately comprising an outwardly exposed substantially crystalline surface. Within a chemical vapor deposition reactor, a

10050426 011502
20570 9240500F

1 gaseous precursor comprising silicon is provided under conditions
2 effective to substantially selectively deposit polysilicon on the outwardly
3 exposed crystalline node location surface and not on the insulating
4 material. Capacitor forming methods are also disclosed.
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24